# -般積層セラミックコンデンサ (高誘電率系・Class 2) STANDARD MULTILAYER CERAMIC CAPACITORS (CLASS2 :HIGH DIELECTRIC CONSTANT TYPE)

	code	Temp.characteristics	operating Temp. range			
- Y		В	-25~+85℃			
	B/BJ	X7R	−55~+125℃			
OPERATING TEMP.		X5R	−55~+85℃			
	F	F	−25~+85℃			
	F.	Y5V	−30~+85°C			



## 特長 FEATURES

- ・実装密度の向上が図れます
- ・モノリシックの構造のため、信頼性が高い
- ・同一形状、静電容量範囲が広い

· Improve Higher Mounting Densities.

· Multilayer block structure provides higher reliability

· A wide range of capacitance values available in standard case sizes.

## 用途 APPLICATIONS

·一般電子機器用 ・通信機器用(携帯電話、PHS、コードレス電話 etc.)

- · General electronic equipment
- · Communication equipment (portable telephones, PHS, other wireless applications, etc.)

#### 形名表記法 ORDERING CODE




1		4			6		7	
Rated	l voltage(VDC)	Dimensi	ons (cas	e size)(L×W)(mm)	Nominal	Capacitance(pF)	Capaci	tance Tolerance(%)
А	4	063(02	01)	0.6×0.3	example		К	± 10
J	6.3	105(04	02)	1.0×0.5	102	1000	М	± 20
L	10	107(06	03)	1.6×0.8	223	22000	Z	+80 -20
Е	16							
Т	25	_					8	
U	50	5						
		-					Thickn	ess(mm)
2)		Tempe	rature o	characteristics code			Р	0.3
Sorior	s name		X7R	-55~+125℃			V	0.5
		∆B		±15%			Z	0.8
М	Multilayer ceramic capacitors	BJ	X5R	-55~+85℃				
			Xon	±15%				
3		∆F	Y5V	-30~+85℃ +22 -82%				
End te	ermination	∆=Blar	k spac	e				

9	
Specia	al code
-	Standard products

10					
Packag	ging				
В	Bulk				
F	Tape&Reel(2mm pitch $\cdot$ 178 $\phi$ )				
Т	Tape&Reel(4mm pitch $\cdot$ 178 $\phi$ )				
1					
Internal code					
$\triangle$	Standard Products				

△=Blank space


### 外形寸法 EXTERNAL DIMENSIONS



Type(EIA)	L	W	Т		е
MK063	0.6±0.03	0.3±0.03	0.3±0.03	Р	0.15±0.05
(0201)	(0.024±0.001)	(0.012±0.001)	(0.012±0.001)	Р	(0.006±0.002)
☐MK105	1.0±0.05	0.5±0.05	0.5±0.05	V	0.25±0.10
(0402)	(0.039±0.002)	(0.020±0.002)	(0.020±0.002)	v	(0.010±0.002)
☐MK107	1.6±0.10	0.8±0.10	0.8±0.10	7	0.35±0.25
(0603)	(0.063±0.004)	$(0.031\pm0.004)$	(0.031±0.004)	Z	(0.014±0.010)
					Unit : mm(inch)

### 概略バリエーション AVAILABLE CAPACITANCE RANGE

■汎用積層セラミックコンデンサ(General Multilayer Ceramic capacitors)



注: グラフの記号は製品厚み記号です。 Note: Letter codes in shaded areas are thickness codes.

温度特性 Temperature Characteristics 静電容量 温度範囲 温度特性 基準温度 Operating 変化率 Ref. Temp. Temperature temp. range Capacitance [°C] Characteristics Change [%] [°C] В -25~85 20 ±10 X7R -55~125 25 ±15 -55~85 ±15 X5R 25 +30 -80 +22 -82 F -25~85 20 Y5V -30~85 25

静電容量許容差 Capacitance Tolerance 区分 記号 許容差 Code Tolerance Item Κ ±10% B Char. Μ ±20% B Char.  $^{+80}_{-20}\%$ z F Char. \*1 Items are only available in X5R

Туре	tan ∂ ⊛1	区分 Item
063	≦3.5%	B Char. 16V
	≦5.0%	B Char. 10V
	≦10%	B Char. 0.022~0.1 μF
	≦16%	F Char. 6.3V
	≦20%	F Char. 4V
	≦2.5%	B Char. 50V, 25V (0.0068μF)
	≦3.5%	B Char. 16V, 0.027~0.047 µF, 25V (0.01 µF
	≦5.0%	F Char. 50V, 25V B Char. 0.056~0.22 µF
	≦7.0%	F Char. 0.033µF, 0.047µF
105	≦9.0%	F Char. 0.068µF~0.1µF
	≦10%	B Char. 0.47μF~1μF
	≦11%	F Char. 0.22µF
	≦16%	F Char. 0.47 µ F
	≦20%	F Char. 1µF
107	≦2.5%	B Char.
	≦5.0%	F Char.

※1 測定周波数 Measurement frequency=1±0.1kHz 測定電圧 Measurement voltage =1±0.2Vrms

> 使用上の注意 Precautions


> > P.89

セレクションガイド Selection Guide

etc

P.8

アイテム一覧 Part Numbers









**4** CAPACITORS

# アイテム一覧 PART NUMBERS

#### 063TYPE(0201 case size) -

00311FE(0201 case size)								
定 格 電 圧	形名		公 称 静電容量	温度特性	tan $\delta$ Dissipation	実装条件 Soldering method	静電容量 許 容 差	厚み
Rated Voltage	Ordering code		Capacitance	Temp.Char	factor	R:リフロー Reflow soldering	Capacitance	Thickness
(DC)	Ordening code		(pF)		(%)Max.	W: 7 - Wave soldering	tolerance [%]	(mm)(inch)
	EMK063 BJ101 P		100					
	EMK063 BJ151 P		150					
	EMK063 BJ221 P		220					
16V	EMK063 BJ331 P		330		3.5			
	EMK063 BJ471 P		470					
	EMK063 BJ681 P		680					
	EMK063 BJ102□P		1000					
	LMK063 BJ152 P		1500	B/X5R			±10%	0.3±0.03
	LMK063 BJ222		2200				±20%	(0.012±0.001)
10V	LMK063 BJ332		3300		5	R		
100	LMK063 BJ472 P		4700					
	LMK063 BJ682		6800					
	LMK063 BJ103□P		10000					
	JMK063 BJ223 P		22000					
	JMK063 BJ473□P		47000		10			
6.3V	JMK063 BJ104 P*		100000	X5R				
	JMK063 F223ZP		22000		16		+80%	0.3±0.03
	JMK063 F473ZP		47000	F/Y5V	10		-20%	(0.012±0.001)
4V	AMK063 F104ZP		100000		20		2070	(0.012-0.001)

形名の□には静電容量許容差記号が入ります。

 $\Box \mbox{Please}$  specify the capacitance tolerance code.

105TYPE(0402 case size) -

定格	11/2 女	公 称		tan δ	実装条件	静電容量	
電圧	形名	静電容量	温度特性	Dissipation	Soldering method	許容差	厚み
Rated Voltage		Capacitance	Temp.Char	factor	R:リフロー Reflow soldering	Capacitance	Thickness
(DC)	Ordering code	(pF)		(%)Max.	W: フロー Wave soldering	tolerance [%]	[mm](inch)
	UMK105 BJ221 UV	220					
	UMK105 BJ331⊡V	330					
	UMK105 BJ471⊡V	470					
50V	UMK105 BJ681⊡V	680					
50 v	UMK105 BJ102⊡V	1000		2.5			
	UMK105 BJ152 V	1500		2.5			
	UMK105 BJ222 V	2200					
	UMK105 BJ332 V	3300	B/X7R				
	TMK105 BJ472□V	4700					
25V	TMK105 BJ682⊡V	6800				±10% ±20%	
	TMK105 BJ103⊡V	10000			R		
	TDK105 BJ153⊡V	15000					
	TDK105 BJ223 V	22000		3.5			
16V	EMK105 BJ333 UV	33000	-				0.5±0.05
	EMK105 BJ473 UV	47000					(0.020±0.002)
	EMK105 BJ104 U*	100000					
10V	LMK105 BJ104 UV	100000	D/VED	-			
100	LMK105 BJ224 V*	220000	B/X5R	5			
	JMK105 BJ224⊡V	220000					
6.3V	JMK105 BJ474⊡V*	470000	X5R	10			
	JMK105 BJ105⊡V*	1000000	AJH	10			
50V	UMK105 F103ZV	10000		5			
25V	TMK105 F223ZV	22000		5			
101/	EMK105 F473ZV	47000		7		+80%	
16V	EMK105 F104ZV	100000	F/Y5V	9		-20%	
10V	LMK105 F224ZV	220000		11		20/0	
6.3V	JMK105 F474ZV	470000		16	_		
0.3 V	JMK105 F105ZV*	1000000		20			

形名の□には静電容量許容差記号が入ります。 \* 高温負荷試験の試験電圧は定格電圧の1.5倍 □Please specify the capacitance tolerance code.

\* Test voltage of Loading at high temperature test is 1.5 time of the rated voltage.

#### TAIYO YUDEN

# アイテム一覧 PART NUMBERS

#### 107TYPE(0603 case size) -

定格	形名		公 称		tan ∂	実装条件	静電容量	厚み
電圧	119 石	名		温度特性	Dissipation	Soldering method	許 容 差	厚の
Rated Voltage	0.1.1.1.1.1.1		Capacitance	Temp.Char	factor	R:リフロー Reflow soldering	Capacitance	Thickness
(DC)	Ordering code		(pF)		(%)Max.	W: 7 - Wave soldering	tolerance [%]	(mm)(inch)
	UMK107 B102 Z		1000					
	UMK107 B152 Z		1500		2.5			
	UMK107 B222 Z		2200			W, R		
50V	UMK107 B332 Z		3300				±10%	0.8±0.10
	UMK107 B472 Z		4700	B/X7R			±10%	(0.031±0.004)
	UMK107 B682 Z		6800				<u> </u>	(0.031±0.004)
	UMK107 B103 Z		10000					
25V	TMK107 B153 Z		15000					
230	TMK107 B223 Z		22000					
50V	UMK107 F103ZZ		10000					
50 V	UMK107 F223ZZ		22000	F/Y5V	5	W, R	+80%	0.8±0.10
051/	TMK107 F473ZZ		47000	1,150	5		-20%	(0.031±0.004)
25V	TMK107 F104ZZ		100000		I			

形名の□には静電容量許容差記号が入ります。


 $\Box \mbox{Please}$  specify the capacitance tolerance code.


#### ①最小受注単位数 Minimum Quantity ■袋づめ梱包 Bulk packaging

■殺つの梱包 Bul	k packaying		
形式(EIA) Type	製品厚み Thickness	標準数量 Standard quantity	
туре	mm(inch)	code	[pcs]
MK105(0402)	0.5	V, W	
U VK105(0402)	(0.020)	W	
MK107(0603)	0.8 (0.031)	A Z	
2K110(0504)	0.8 (0.031)	A	
_2K110(0304)	0.6 (0.024)	В	
	0.85 (0.033)	D	
□MK212(0805)	1.25 (0.049)	G	
4K212(0805)	0.85 (0.033)	D	
2K212(0805)	0.85 (0.033)	D	
	0.85 (0.033)	D	1000
	1.15 (0.045)	F	
□MK316(1206)	1.25 (0.049)	G	
	1.6 (0.063)	L	
	0.85 (0.033)	D	
	1.15 (0.045)	F	
	1.5 (0.059)	Н	
□MK325(1210)	1.9 (0.075)	N	
	2.0max (0.079)	Y	
	2.5 (0.098)	М	

#### ■テーピング梱包 Taped packaging


形式(EIA) Type	製品厚み Thickness		Standard [po	数量 d quantity cs]
	mm(inch)	code	紙テープ paper	エンボステープ Embossed tape
□MK063(0201)	0.3 (0.012)	Р	15000	_
DK105(0402)	0.5	V, W	10000	_
U VK105(0402)	(0.020)	W	10000	
	0.5 (0.020)	V	4000	—
DMK107(0603)	0.45 (0.018)	к	4000	_
	0.8 (0.031)	A Z	4000	—
2K110(0504)	0.8 (0.031)	A	4000	-
	0.6 (0.024)	В	4000	_
	0.45 (0.018)	к	4000	_
□MK212(0805)	0.85 (0.033)	D	4000	—
	1.25 (0.049)	G	_	3000
_4K212(0805)	0.85 (0.033)	D	4000	-
2K212(0805)	0.85 (0.033)	D	4000	-
	0.85 (0.033)	D	4000	-
□MK316(1206)	1.15 (0.045)	F	F	
□4K316(1206)	1.25 (0.049)	G	-	3000
	1.6 (0.063)	L	_	2000
	0.85 (0.033)	D		
	1.15 (0.045)	F		
	1.5 (0.059)	н		2000
□MK325(1210)	1.9 (0.075)	N	1	
	2.0max (0.079)	Y	_	2000
	2.5 (0.098)	М	-	500
	1.9 (0.075)	Y	—	1000
□MK432(1812)	2.5 (0.098) 3.2 (0.125)	M	_	500
	3.2 (0.123)	U		






105, 107, 212形状で個別対応致しますのでお問い合せ下さい。 Please contact any of our offices for accepting your requirement according to dimensions 0402, 0603, 0805.(inch)

#### TAIYO YUDEN



Туре	チッフ	"挿入部	挿入ピッチ	テープ厚み		
(EIA)	Chip	Cavity	Insertion Pitch	Tape Thickness		
	А	В	F	т		
<b>MK063(0201</b> )	0.37±0.06	0.67±0.06	2.0±0.05	0.45max.		
	$(0.06 \pm 0.002)$	(0.027±0.002)	(0.079±0.002)	(0.018max.)		
MK105(0402)	0.65±0.1	1.15±0.1	2.0±0.05	0.8max.		
U VK105(0402)	$(0.026 \pm 0.004)$	(0.045±0.004)	(0.079±0.002)	(0.031max.)		
	1.0±0.2	1.8±0.2	4.0±0.1	1.1max.		
□MK107(0603)	(0.039±0.008)	(0.071±0.008)	(0.157±0.004)	(0.043max.)		
2K110(0504)	1.15±0.2	1.55±0.2	4.0±0.1	1.0max.		
	(0.045±0.008)	(0.061±0.008)	(0.157±0.004)	(0.039max.)		
MK212(0805)	1.65±0.2	2.4±0.2				
4K212(0805)	(0.065±0.008)	(0.094±0.008)	4.0±0.1	1.1max.		
2K212(0805)			(0.157±0.004)	(0.043max.)		
	2.0±0.2	3.6±0.2				
□MK316(1206)	(0.079±0.008)	(0.142±0.008)				
Unit mm(inch)						


エンボステープ Embossed tape (8mm幅) (0.315 inches wide)



Туре	チッフ	"挿入部	挿入ピッチ	テーフ	プ厚み
(EIA)	Chip	cavity	Insertion Pitch	Tape Th	ickness
	А	В	F	K	Т
	1.65±0.2	2.4±0.2			
□MK212(0805)	$(0.065 \pm 0.008)$	(0.094±0.008)			
MK316(1206)	2.0±0.2	3.6±0.2	4.0±0.1	2.5max.	0.6max
4K316(1206)	$(0.079 \pm 0.008)$	(0.142±0.008)	(0.157±0.004)	(0.098max.)	(0.024max.)
MK325(1210)	2.8±0.2	3.6±0.2		3.4max.	
	(0.110±0.008)	(0.142±0.008)		(0.134max.)	
	Linit mm/inch)				

Unit : mm(inch)


エンボステープ Embossed tape (12mm幅) (0.472inches wide)




Туре	チップ挿入部		挿入ピッチ	テーフ	プ厚み
(EIA)	Chip cavity		Insertion Pitch	Tape Th	nickness
	A B		F	К	Т
□MK432(1812)	3.7±0.2 (0.146±0.008)	4.9±0.2 (0.193±0.008)	8.0±0.1 (0.315±0.004)	4.0max. (0.157max.)	0.6max. (0.024max.)

Unit: mm(inch)


④リーダ部/空部 Leader and Blank portion





⑥トップテープ強度 Top Tape Strength

トップテープのはがし力は下図矢印方向にて0.1~0.7Nとなります。 The top tape requires a peel-off force of 0.1~0.7N in the direction of the arrow as illustrated below.



# RELIABILITY DATA

		Specifie	ed Value		
Item	Temperature Com	pensating (Class 1)	High Permiti	vity (Class 2)	Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
1.Operating Temperature Range	−55 to +125℃		B:—55 to +125℃ F:—25 to +85℃	-25 to +85°C	High Capacitance Type BJ(X7R) : -55~+125C, BJ(X5R) : -55~+85C C(X5S) : -55~+86C, C(X5S) : -55~+105C E(Y5U) : -30~+85C, F(Y5V) : -30~+85C
2.Storage Temperature Range	-55 to +125℃		B:−55 to +125℃ F:−25 to +85℃	-25 to +85°C	High Capacitance Type BJ(X7R): -55~+125C, BJ(X5R): -55~+85C C(X5S): -55~+85C, C(X6S): -55~+105C E(Y5U): -30~+85C, F(Y5V): -30~+85C
3.Rated Voltage	50VDC,25VDC, 16VDC	16VDC	50VDC,25VDC	50VDC,35VDC,25VDC 16VDC,10VDC,6.3VDC 4DVC	
4. Withstanding Voltage Between terminals	No breakdown or dam- age	No abnormality	No breakdown or dama	ge	Applied voltage: Rated voltage×3 (Class 1) Rated voltage×2.5 (Class 2) Duration: 1 to 5 sec. Charge/discharge current: 50mA max. (Class 1,2)
5.Insulation Resistance	10000 MΩ min.	I	500 MΩ μ F. or 10000 smaller.	$M\Omega .,$ whichever is the	Applied voltage: Rated voltage Duration: 60±5 sec.
6.Capacitance (Tolerance)	0.5 to 5 pF: ±0.25 pF 1 to 10pF: ±0.5 pF 5 to 10 pF: ±1 pF 11 pF or over: ± 5% ±10% 105TYPERA, SA, TA, UA only 0.5~2pF: ±0.1pF 2.2~20pF: ±5%	0.5 to 2 pF : ±0.1 pF 2.2 to 5.1 pF : ±5%	Note 5 B: ±10%, ±20% F: <sup>+80</sup> <sub>-20</sub> %	B:±10%、±20% C:±10%、±20% E:−20%/+80% F:−20%/+80%	$\label{eq:charge/discharge current: 50mA max.} \\ \begin{tabular}{lllllllllllllllllllllllllllllllllll$
7.Q or Tangent of Loss Angle (tan δ)	Under 30 pF : Q≥400 + 20C 30 pF or over : Q≥1000 C= Nominal capacitance	Refer to detailed speci- fication	B: 2.5% max.(50V, 25V) F: 5.0% max. (50V, 25V)	B:2.5% max. C、E、F:7% max. Note 4	$\label{eq:main_state} \begin{array}{ c c c c c } \mbox{Multilayer:} \\ \mbox{Measuring frequency:} & & & & \\ & & & & \\ & & & & \\ & & & & $
8.Temperature (Without Characteristic voltage of Capacitance application)	$\begin{array}{c} CK : 0 \pm 250 \\ CJ : 0 \pm 120 \\ CH : 0 \pm 60 \\ CG : 0 \pm 30 \\ PK : -150 \pm 250 \\ PJ : -150 \pm 120 \\ PH : -150 \pm 120 \\ PH : -150 \pm 60 \\ RK : -220 \pm 250 \\ RJ : -220 \pm 120 \\ RH : -220 \pm 60 \\ SK : -330 \pm 250 \\ SJ : -330 \pm 120 \\ SH : -330 \pm 120 \\ SH : -330 \pm 60 \\ TK : -470 \pm 250 \\ TJ : -470 \pm 120 \\ TH : -470 \pm 120 \\ TH : -470 \pm 60 \\ UK : -750 \pm 250 \\ UJ : -750 \pm 120 \\ SL : +350 \text{ to} -1000 (\text{ppm/C}) \end{array}$	CH: 0±60 RH: -220±60 (ppm/C)	$\begin{array}{l} B:\pm 10\% (-25{\sim}85\%) \\ F:\frac{+30}{-80}\% (-25{\sim}85\%) \\ B(X7R):\pm 15\% \\ F(Y5V):\frac{+22}{-82}\% \end{array}$	$\begin{array}{c} {\sf B}:\pm 10\%\\ (-25{\sim}+85{\rm `C})\\ {\sf C}:\pm 20\%\\ (-25{\sim}+85{\rm `C})\\ {\sf E}:+20\%/-55\%\\ (-25{\sim}+85{\rm `C})\\ {\sf F}:+30\%/-80\%\\ (-25{\sim}+85{\rm `C})\\ {\sf B}(X7R, X5R):\\ \pm 15\%\\ {\sf C}(X5S, X6S):\\ \pm 22\%\\ {\sf E}(Y5U):\\ +22\%/-56\%\\ {\sf F}(Y5V):\\ +22\%/-82\%\\ \end{array}$	According to JIS C 5102 clause 7.12. Temperature compensating: Measurement of capacitance at 20°C and 85°C shall be made to calculate temperature characteristic by the following equation. $\frac{(C \text{ as} - C 20)}{C 20} \times \Delta T \times 10^{-6} \text{ (ppm/C)}$ High permitivity: Change of maximum capacitance deviation in step 1 to 5 Temperature at step 1: +20°C Temperature at step 2: minimum operating temperature Temperature at step 3: +20°C (Reference temperature) Temperature at step 5: +20°C Reference temperature for X7R, X5R, X5S, X6S, Y5U and Y5V shall be +25°C
9.Resistance to Flexure of Substrate	Appearance: No abnormality Capacitance change: Within ±5% or ±0.5 pF, whichever is larger.	Appearance: No abnormality Capacitance change: Within±0.5 pF	Appearance: No abnormality Capacitance change: B, BJ, C: Within ±12.5% E, F: Within ±30%	1 	Warp: 1mm Testing board: glass epoxy-resin substrate Thickness: 1.6mm (063 TYPE : 0.8mm) The measurement shall be made with board in the bent position.

# RELIABILITY DATA

## Multilayer Ceramic Capacitor Chips

	Specified Value				
Item	Temperature Com	pensating (Class 1)	High Permitt	vity (Class 2)	Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
10.Body Strength 11.Adhesion of Electrode	 No separation or indicat	No mechanical dam- age. ion of separation of electr	 ode.		High Frequency Multilayer: Applied force: 5N Duration: 10 sec. $L \ge W$ Applied force: 5N $L \ge W$ R0.5 Pressing jig 0.6 L L V 0.6 L V 0.6 L V 0.6 0.201 TYPE 2N) Hooked ig
12.Solderability	At least 95% of terminal	electrode is covered by r	sew selder		Rents - Chip Board Cross-section
12.Solderability	At least 95% of terminal	electrode is covered by r	lew solder.		Duration: 4±1 sec.
13.Resistance to soldering	Appearance: No abnor- mality Capacitance change: Within $\pm 2.5\%$ or $\pm 0.25pF$ , whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnor- mality Capacitance change: Within ±2.5% Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	۷ tan δ: Initial value Insulation resistance: In	Vithin ±7.5% (B, BJ) Vithin ±15% (C) Vithin ±20% (E, F) Note 4	Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Solder temperature: 270±5°C Duration: 3±0.5 sec. Preheating conditions: 80 to 100°C, 2 to 5 min. or 5 to 10 min. 150 to 200°C, 2 to 5 min. or 5 to 10 min. Recovery: Recovery for the following period under the stan- dard condition after the test. 24±2 hrs (Class 1) 48±4 hrs (Class 2)
14.Thermal shock	Appearance: No abnor- mality Capacitance change: Within $\pm 2.5\%$ or $\pm 0.25$ pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnor- mality Capacitance change: Within ±0.25pF Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Withstanding voltage (between terminals): No		Preconditioning: Thermal treatment (at 150°c for 1 hr) (Applicable to Class 2.)         Conditions for 1 cycle:         Step 1: Minimum operating temperature $^{+0}_{+3}$ °c 30±3 min.         Step 2: Room temperature 2 to 3 min.         Step 3: Maximum operating temperature $^{-0}_{+3}$ °c 30±3 min.         Step 4: Room temperature 2 to 3 min.         Step 4: Room temperature 2 to 3 min.         Step 5: Maximum operating temperature 2 to 3 min.         Step 4: Room temperature 2 to 3 min.         Number of cycles: 5 times         Recovery after the test: 24±2 hrs (Class 1)         48±4 hrs (Class 2)
15.Damp Heat (steady state)	Appearance: No abnormality Capacitance change: Within $\pm 5\%$ or $\pm 0.5pF$ , whichever is larger. Q: C $\geq$ 30 pF : Q $\geq$ 350 10 $\leq$ C $<$ 30 pF : Q $\geq$ 275 + 2.5C C $<$ 10 pF : Q $\geq$ 200 + 10C C: Nominal capacitance Insulation resistance: 1000 M $\Omega$ min.	Appearance: No abnormality Capacitance change: Within ±0.5pF, Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan $\delta$ : B: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: 50 M $\Omega \mu$ F or 1000 M $\Omega$ whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ:Within $\pm 12.5\%$ C(X6S) Within $\pm 25\%$ C(X5S),E,F Within $\pm 30\%$ tan $\delta$ : Note 4 BJ: 5.0% max. C, E, F: 11.0% max. Insulation resistance: 50 M $\Omega \mu$ F or 1000 M $\Omega$ whichever is smaller. Note 5	Multilayer : Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Temperature: $40\pm 2$ °C Humidity: 90 to 95% RH Duration: $500 \frac{+24}{-0}$ hrs Recovery: Recovery for the following period under the stan- dard condition after the removal from test chamber. $24\pm 2$ hrs (Class 1) $48\pm 4$ hrs (Class 2) High-Frequency Multilayer: Temperature: $60\pm 2$ °C Humidity: 90 to 95% RH Duration: $500 \frac{+24}{-0}$ hrs Recovery: Recovery for the following period under the stan- dard condition after the removal from test chamber. $24\pm 2$ hrs (Class 1)

#### **RELIABILITY DATA**

#### Multilayer Ceramic Capacitor Chips

	Specified Value				
Item	Temperature Com	pensating (Class 1)	High Permitti	vity (Class 2)	Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
16.Loading under Damp Heat	Appearance: No abnor- mality Capacitance change: Within $\pm$ 7.5% or $\pm$ 0.75pF, whichever is larger. Q: C $\geq$ 30 pF: Q $\geq$ 200 C <30 pF: Q $\geq$ 100 + 10C/3 C : Nominal capaci- tance Insulation resistance: 500 M $\Omega$ min.	Appearance: No abnormality         Capacitance change:         C≦2 pF: Within ±0.4 pF         C>2 pF: Within ±0.75         pF         C : Nominal capacitance         Insulation resistance:         500 MΩ min.	Appearance: No abnor- mality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan $\delta$ : B: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: 25 M $\Omega \mu$ F or 500 M $\Omega$ , whichever is the smaller. Note 5	Appearance: No abnor- mality Capacitance change: BJ: Within $\pm 12.5\%$ C.E.F: Within $\pm 30\%$ tanð: Note 4 BJ: 5.0%max. C.E.F: 11%max. Insulation resistance: 25 MQ $\mu$ F or 500 MQ, whichever is the smaller. Note 5	According to JIS C 5102 Clause 9. 9. Mutillayer: Preconditioning: Voltage treatment (Class 2) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 $^{+24}_{-0}$ hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. (Class 1,2) Recovery: Recovery for the following period under the standard condition after the removal from test chamber. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Mutilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 $^{+20}_{-20}$ hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. Recovery: 24±2 hrs of recovery under the standard condi- tion after the removal from test chamber.
17.Loading at High Tempera- ture	Appearance: No abnormality Capacitance change: Within $\pm 3\%$ or $\pm 0.3pF$ , whichever is larger. Q: C $\geq 30 pF$ : Q $\geq 350$ $10 \leq C < 30 pF$ : Q $\geq 275$ + 2.5C C $< 10 pF$ : Q $\geq 200 + 10C$ C : Nominal capacitance Insulation resistance: $1000 M\Omega$ min.	Appearance: No abnor- mality Capacitance change: Within ±3% or ±0.3pF, whichever is larger. Insulation resistance: 1000 MΩ min.	Appearance: No abnor- mality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan $\delta$ : Note 4 B: 4.0% max. F: 7.5% max. Insulation resistance: 50 M $\Omega \mu$ F or 1000 M $\Omega$ , whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ Within $\pm 20\% * * *$ Within $\pm 25\% * * *$ C: Within $\pm 25\% (X6S)$ Within $\pm 30\% (X5S)$ E, F: Within $\pm 30\% (X5S)$ E, F: Within $\pm 30\% (X5S)$ tans: Note 4 BJ: 5.0%max. C, F, F: 11%max. Insulation resistance: S0 MQ $\mu$ F or 1000 MQ, whichever is smaller. Note 5	According to JIS C 5102 clause 9.10. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature:125±3°C(Class 1, Class 2: B, BJ(X7R)) 85±2°C (Class 2: BJ,F) Duration: 1000 <sup>+48</sup> / <sub>-</sub> hrs Applied voltage: Rated voltage×2 Note 6 Recovery: Recovery for the following period under the stan- dard condition after the removal from test chamber. As for Ni product, thermal treatment shall be performed prior to the recovery. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 125±3°C (Class 1) Duration: 1000 <sup>+48</sup> / <sub>-</sub> hrs Applied voltage : Rated voltage×2 Recovery: 24±2 hrs of recovery under the standard condi- tion after the removal from test chamber.

Note 1 :For 105 type, specified in "High value". Note 2 :Thermal treatment (Multilayer): 1 hr of thermal treatment at 150 +0 /-10 °C followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement. Note 3 :Voltage treatment (Multilayer): 1 hr of thermal treatment under the specified temperature and voltage for testing followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement. Note 4 : 5 The figure indicates typical inspection. Please refer to individual specifications. Note 6 :Some of the parts are applicable in rated voltage×1.5. Please refer to individual specifications. Note on standard condition: "standard condition" referred to herein is defined as follows: 5 to 35°C of temperature, 45 to 85% relative humidity, and 86 to 106kPa of air pressure. When there are questions concerning measurement results: In order to provide correlation data, the test shall be conducted under condition of 20±2°C of temperature, 65 to 70% relative humidity, and 86 to 106kPa of air pressure.

#### Precautions on the use of Multilayer Ceramic Capacitors

Stages	Precautions	Technical considerations
1.Circuit Design	<ul> <li>Verification of operating environment, electrical rating and performance</li> <li>1. A malfunction in medical equipment, spacecraft, nuclear reactors, etc. may cause serious harm to human life or have severe social ramifications. As such, any capacitors to be used in such equipment may require higher safety and/or reliability considerations and should be clearly differentiated from components used in general purpose applications.</li> <li>Operating Voltage (Verification of Rated voltage)</li> <li>1. The operating voltage for capacitors must always be lower than their rated values.</li> <li>If an AC voltage is loaded on a DC voltage, the sum of the two peak voltages should be lower than the rated value of the capacitor chosen. For a circuit where both an AC and a pulse voltage may be present, the sum of their peak voltages should also be lower than the capacitor's rated voltage.</li> <li>2. Even if the applied voltage is lower than the rated value, the reliability of capacitors might be reduced if either a high frequency AC voltage or a pulse voltage having rapid rise time is present in the circuit.</li> </ul>	
2.PCB Design	<ul> <li>Pattern configurations (Design of Land-patterns)</li> <li>1. When capacitors are mounted on a PCB, the amount of solder used (size of fillet) can directly affect capacitor performance. Therefore, the following items must be carefully considered in the design of solder land patterns: <ul> <li>(1) The amount of solder applied can affect the ability of chips to withstand mechanical stresses which may lead to breaking or cracking. Therefore, when designing land-patterns it is necessary to consider the appropriate size and configuration of the solder pads which in turn determines the amount of solder necessary to form the fillets.</li> <li>(2) When more than one part is jointly soldered onto the same land or pad, the pad must be designed so that each component's soldering point is separated by solder-resist.</li> </ul> </li> </ul>	1.The following diagrams and tables show some examples of recommended patterns to prevent excessive solder amourts. (larger fillets which extend above the component end terminations)         Examples of improper pattern designs are also shown.         (1) Recommended land dimensions for a typical chip capacitor land patterns for PCBs Land pattern         Chip capacitor       Solder-resist         Chip capacitor       Chip capacitor         W       0.8         Size       1.6         W       0.8         Size       1.6         A       0.8~1.5         0.8~1.5       0.8~1.7         0.8~1.2       1.2~1.6         1.8~2.5
		Image: Second end of the second end end end of the second end of the second

1/6

4 CAPACITORS

Stages	Precautions		Technical consi	derations
PCB Design		(2) Examples of	of good and bad solder applica	tion
		ltems	Not recommended	Recommended
		Mixed mounting of SMD and leaded components	Lead wire of component	Solder-resist
		Component placement close to the chassis	Chassis Solder(for grounding)	Solder-resist
		Hand-soldering of leaded components near mounted components	Lead wire of component Soldering iron	Solder-resist
		Horizontal component placement		Solder-resist
	Pattern configurations (Capacitor layout on panelized [breakaway] PC boards) 1. After capacitors have been mounted on the boards, chips can	-		capacitor layout; SMD capacitors shou al stresses from board warp or deflection
	be subjected to mechanical stresses in subsequent manufac-		Not recommended	Recommended
	turing processes (PCB cutting, board inspection, mounting of additional parts, assembly into the chassis, wave soldering the reflow soldered boards etc.) For this reason, planning pattern configurations and the position of SMD capacitors should be carefully performed to minimize stress.	Deflection of the board		Position the component at a right angle to the direction of the mechanical stresses tha are anticipated.
		of mechanical		board, it should be noted that the amounding on capacitor layout. The exampign.
		Perforati	on C Slit Magnitude of stress	D 00000
		the capacitors c in order from le	an vary according to the metho ast stressful to most stressful:	tions, the amount of mechanical stress of d used. The following methods are liste push-back, slit, V-grooving, and perfor ust also consider the PCB splitting proc

## PRECAUTIONS

Stages	Precautions	Technical considerations	
3.Considerations for auto- matic placement	<ul><li>Adjustment of mounting machine</li><li>1. Excessive impact load should not be imposed on the capacitors when mounting onto the PC boards.</li><li>2. The maintenance and inspection of the mounters should be conducted periodically.</li></ul>	<ol> <li>If the lower limit of the pick-up nozzle is low, too much force may be imposed on capacitors, causing damage. To avoid this, the following points should be conside before lowering the pick-up nozzle:</li> <li>(1)The lower limit of the pick-up nozzle should be adjusted to the surface level of the board after correcting for deflection of the board.</li> <li>(2)The pick-up pressure should be adjusted between 1 and 3 N static loads.</li> <li>(3)To reduce the amount of deflection of the board caused by impact of the pick-up nozz supporting pins or back-up pins should be used under the PC board. The following of grams show some typical examples of good pick-up nozzle placement:</li> </ol>	lered e PC vzzle,
		Not recommended Recommended	
		Single-sided mounting	
		Double-sided mounting	-
		2. As the alignment pin wears out, adjustment of the nozzle height can cause chipping cracking of the capacitors because of mechanical impact on the capacitors. To av this, the monitoring of the width between the alignment pin in the stopped position, a maintenance, inspection and replacement of the pin should be conducted periodical	avoid , and
	Selection of Adhesives 1. Mounting capacitors with adhesives in preliminary assembly, before the soldering stage, may lead to degraded capacitor characteristics unless the following factors are appropriately checked; the size of land patterns, type of adhesive, amount applied, hardening temperature and hardening period. There-	<ol> <li>Some adhesives may cause reduced insulation resistance. The difference between shrinkage percentage of the adhesive and that of the capacitors may result in stress on the capacitors and lead to cracking. Moreover, too little or too much adhesive appl to the board may adversely affect component placement, so the following precaution should be noted in the application of adhesives.</li> </ol>	sses plied
	fore, it is imperative to consult the manufacturer of the adhe- sives on proper usage and amounts of adhesive to use.	<ul> <li>(1)Required adhesive characteristics</li> <li>a. The adhesive should be strong enough to hold parts on the board during the mounting solder process.</li> <li>b. The adhesive should have sufficient strength at high temperatures.</li> </ul>	ng &
		<ul> <li>c. The adhesive should have good coating and thickness consistency.</li> <li>d. The adhesive should be used during its prescribed shelf life.</li> </ul>	
		e. The adhesive should harden rapidly	
		f. The adhesive must not be contaminated.	
		g. The adhesive should have excellent insulation characteristics.	
		h. The adhesive should not be toxic and have no emission of toxic gasses.	
		(2)The recommended amount of adhesives is as follows;	
		Figure 212/316 case sizes as examples	
		a 0.3mm min	
		b         100 ~ 120 μm           c         Adhesives should not contact the pad	
		Amount of adhesive After capacitors are bonded	

4 CAPACITORS

Stages	Precautions	Technical considerations
4. Soldering	<ul> <li>Selection of Flux</li> <li>1. Since flux may have a significant effect on the performance of capacitors, it is necessary to verify the following conditions prior to use; <ul> <li>(1)Flux used should be with less than or equal to 0.1 wt% (equivelent to chroline) of halogenated content. Flux having a strong acidity content should not be applied.</li> <li>(2)When soldering capacitors on the board, the amount of flux applied should be controlled at the optimum level.</li> <li>(3)When using water-soluble flux, special care should be taken to properly clean the boards.</li> </ul> </li> </ul>	<ul> <li>1-1. When too much halogenated substance (Chlorine, etc.) content is used to activate the flux, or highly acidic flux is used, an excessive amount of residue after soldering may lead to corrosion of the terminal electrodes or degradation of insulation resistance on the surface of the capacitors.</li> <li>1-2. Flux is used to increase solderability in flow soldering, but if too much is applied, a large amount of flux gas may be emitted and may detrimentally affect solderability. To minimize the amount of flux applied, it is recommended to use a flux-bubbling system.</li> <li>1-3. Since the residue of water-soluble flux is easily dissolved by water content in the air, the residue on the surface of capacitors in high humidity conditions may cause a degradation of insulation resistance and therefore affect the reliability of the components. The cleaning methods and the capability of the machines used should also be considered carefully when selecting water-soluble flux.</li> </ul>
	Soldering Temperature, time, amount of solder, etc. are specified in accor- dance with the following recommended conditions.	<ul> <li>1-1. Preheating when soldering</li> <li>Heating: Ceramic chip components should be preheated to within 100 to 130°C of the soldering.</li> <li>Cooling: The temperature difference between the components and cleaning process should not be greater than 100°C.</li> <li>Ceramic chip capacitors are susceptible to thermal shock when exposed to rapid or concentrated heating or rapid cooling. Therefore, the soldering process must be conducted with great care so as to prevent malfunction of the components due to excessive thermal shock.</li> </ul>
	And please contact us about peak temperature when you use lead-free paste.	Recommended conditions for soldering [Reflow soldering] Temperature profile Temperature (C) (C) (C) (C) (C) (C) (C) (C)

4 CAPACITORS

Stages	Precautions	Technical considerations
4. Soldering		[Hand soldering] Temperature profile Temperature (C) 250 250 250 250 250 250 250 250
5.Cleaning	<ul> <li>Cleaning conditions</li> <li>1. When cleaning the PC board after the capacitors are all mounted, select the appropriate cleaning solution according to the type of flux used and purpose of the cleaning (e.g. to remove soldering flux or other materials from the production process.)</li> <li>2. Cleaning conditions should be determined after verifying, through a test run, that the cleaning process does not affect the capacitor's characteristics.</li> </ul>	<ol> <li>The use of inappropriate solutions can cause foreign substances such as flux residue to adhere to the capacitor or deteriorate the capacitor's outer coating, resulting in a degradation of the capacitor's electrical properties (especially insulation resistance).</li> <li>Inappropriate cleaning conditions (insufficient or excessive cleaning) may detrimentally affect the performance of the capacitors.</li> <li>Excessive cleaning         <ul> <li>In the case of ultrasonic cleaning, too much power output can cause excessive vibration of the PC board which may lead to the cracking of the capacitor or the soldered portion, or decrease the terminal electrodes' strength. Thus the following conditions should be carefully checked;</li> <li>Ultrasonic output Below 20 W/ℓ                  Ultrasonic frequency Below 40 kHz                  Ultrasonic washing period 5 min. or less</li> </ul> </li> </ol>
6.Post cleaning processes	<ol> <li>With some type of resins a decomposition gas or chemical reaction vapor may remain inside the resin during the harden- ing period or while left under normal storage conditions result- ing in the deterioration of the capacitor's performance.</li> <li>When a resin's hardening temperature is higher than the capacitor's operating temperature, the stresses generated by the excess heat may lead to capacitor damage or destruction. The use of such resins, molding materials etc. is not recom- mended.</li> </ol>	
7.Handling	<ul> <li>Breakaway PC boards (splitting along perforations)</li> <li>1. When splitting the PC board after mounting capacitors and other components, care is required so as not to give any stresses of deflection or twisting to the board.</li> <li>2. Board separation should not be done manually, but by using the appropriate devices.</li> <li>Mechanical considerations</li> <li>1. Be careful not to subject the capacitors to excessive mechanical shocks.</li> <li>(1)If ceramic capacitors are dropped onto the floor or a hard surface, they should not be used.</li> <li>(2)When handling the mounted boards, be careful that the mounted components do not come in contact with or bump against other boards or components.</li> </ul>	

4 CAPACITORS

Stages	Precautions	Technical considerations
8.Storage conditions	<ul> <li>Storage</li> <li>1. To maintain the solderability of terminal electrodes and to keep the packaging material in good condition, care must be taken to control temperature and humidity in the storage area. Humidity should especially be kept as low as possible.</li> <li>Recommended conditions <ul> <li>Ambient temperature</li> <li>Below 40°C</li> <li>Humidity</li> <li>Below 70% RH</li> </ul> </li> <li>The ambient temperature must be kept below 30°C. Even under ideal storage conditions capacitor electrode solderability decreases as time passes, so should be used within 6 months from the time of delivery.</li> <li>Ceramic chip capacitors should be kept where no chlorine or sulfur exists in the air.</li> </ul> <li>The capacitance value of high dielectric constant capacitors (type 2 &amp;3) will gradually decrease with the passage of time, so this should be taken into consideration in the circuit design. If such a capacitance reduction occurs, a heat treatment of 150°C for 1hour will return the capacitance to its initial level.</li>	<ol> <li>If the parts are stored in a high temperature and humidity environment, problems such as reduced solderability caused by oxidation of terminal electrodes and deterioration of taping/packaging materials may take place. For this reason, components should be used within 6 months from the time of delivery. If exceeding the above period, please check solderability before using the capacitors.</li> </ol>